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Abstract—An adaptive prediction scheme based on linear 
extrapolation for digitally controlled voltage-mode buck-type 
switching converter is presented. A major drawback of 
conventional digitally controlled switching converters is 
bandwidth limitation due to the additional phase lag in the digital 
feedback control loop. By predicting the future error voltage, the 
ADC sampling time delay is compensated in order to achieve a 
higher bandwidth even with a modest sampling rate. Both 
simulation and measurement results show that the output voltage 
settling time of the digitally controlled buck converter is reduced 
by as much as 28% with the proposed adaptive prediction. The 
fastest settling time in response to a 600mA load transient is 
around 15µs, approaching the transient response of the state-of- 
the-art analog-based controller. 
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I.  INTRODUCTION 
Digital control in switching regulators is gaining popularity 
because of its inherent benefits such as controller re-
configurability without hardware modification, less susceptible 
to aging, noise and parameter variations, increased robustness 
of the controller behavior, and the possibility of implementing 
more advanced control techniques. Despite its many 
advantages over the analog counterparts, digital control in 
single sampling suffers a major bandwidth limitation which 
significantly degrades its dynamic performance. Researchers 
have previously proposed the multi-sampling approach which 
reduces the overall phase lag in the digital control loop, hence 
breaking the bandwidth limitation [1]-[5]. However, the brute-
force approach of increasing the sampling rate has several 
major drawbacks including the injection of high-frequency 
noise into the feedback loop, the possibility of inducing limit-
cycle oscillations, and increased dynamic power consumption. 
In this paper, an adaptive prediction technique is proposed to 
provide an early estimation of the error voltage for the next 
sampling cycle, virtually eliminating the ADC sampling time 
delay in the digital control loop. Based on the concept of linear 
extrapolation, the estimation is performed using the two most 
recent samples of the error voltage. A major benefit is that, 
unlike the existing prediction schemes [6]-[11], the proposed 
predictor does not require any prior knowledge of the system. 
It is basically independent of uncertainties and variations of the 
system parameters, hence improving the robustness of the 
digital controller. Section II presents the proposed adaptive 
prediction scheme and shows how it can reduce the phase lag 
with a low sampling rate. Section III demonstrates the 
effectiveness of the proposed digital controller with adaptive 
prediction in regulating a voltage-mode buck-type switching 
converter. Simulation and experimental results of the load 
transient response are presented. Section IV concludes the 
paper by comparing the proposed digital controller with 
prior arts. 
II. PROPOSED ADAPTIVE PREDICTION SCHEME 
In a digitally controlled switching converter using voltage-
mode control, the instantaneous feedback voltage Vfb is 
sampled by the ADC and the resulting digitized feedback 
voltage is compared with the reference voltage Vref. The digital 
controller is primarily used to ensure that Vfb tracks with Vref 
while achieving the desired closed-loop performance. The 
Digital Pulse-Width Modulator (DPWM) converts the digital 
output of the controller into a pulsating waveform to control 
the power switches. Figure 1 shows a simplified functional 
block diagram of the proposed digitally controlled buck 
converter. In a single-sampling scheme, the instantaneous 
feedback voltage is sampled by the ADC only once per 
switching cycle. The sample-and-hold process formed by the 
ADC and Digital Pulse-Width Modulation (DPWM) 
introduces a phase delay of 2 UGF
s
f
D
f
pi  , where D is the steady-
state duty ratio, UGFf  is the unity-gain frequency, and sf is the 
switching frequency. The phase margin is further reduced 
 
 
Figure 1. Block diagram of the proposed digitally controlled buck switcher. 
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by the total time delay dt  between the ADC sampling instant 
and the modulation edge of the PWM signal. In general, dt  is a 
fraction of the switching period 
s
T  given by sd
T
t
N
= which 
accounts for the ADC conversion time and the computational 
delay across the digital controller. Hence, the total phase lag 
φ due to the digital feedback loop can be expressed as: 
 
1
2 2 2 ( )UGF UGF UGF
s d
s s s
f f f
DT t D D
f Nf f N
φ ω ω pi pi pi= + = + = +
      (1) 
 
As an example, 
2d
st
T
= , D = 50%, and 
1
10
UGF
s
f
f
=  for a single-
sampling digitally-controlled buck converter. Substituting the 
values into (1), the total phase shift is 36±. This is graphically 
illustrated in Figure 2 showing the timing diagram of the 
digital control loop based on the single-sampling scheme. In 
order to maintain a stable system with sufficient phase margin, 
the unity-gain frequency fUGF has to be reduced for a given 
switching frequency, resulting in a smaller bandwidth and 
slower transient response. Another option is to increase the 
ADC sampling rate as in the multi-sampling approach [1]-[5].   
 
 
 
Figure 2. Timing diagram of a single-sampling digital control loop. 
 
 
 
Figure 3. Timing diagram of a double-sampling digital control loop. 
By doubling the sampling rate as shown in Figure 3, the total 
phase lag is reduced from 36± to 27± due to the smaller 
sampling delay. The challenge is to minimize the phase lag by 
virtually eliminating the sampling time delay. This leads to the 
investigation of the proposed adaptive prediction scheme 
based on a modified form of linear extrapolation. As shown in 
Figure 1, the error voltage [ ]e n in the discrete-time domain is 
given by (2).  
 
[ ] [ ] [ ]
ref fbe n V n V n= −                                 (2)        
 
The primary objective of the proposed adaptive linear 
predictor is to regulate the buck converter by estimating the 
error voltage for the next sampling time instant based on the 
two most recent samples and the last known estimation error. 
Basically, the underlying prediction function performs self-
training by continuously monitoring the last known estimation 
error. Mathematically, the first-order prediction function is 
given by (3) and (4). 
 
2 [ ] [ 1] [n]1[ 1]
2 dk
e e n e n en = − − ± ∆+           (3) 
[ ] [ ] [ ]de e en n n∆ = −              (4) 
 
[ 1]e n + is the future error voltage at the next sampling instant 
which is extrapolated from the two most recent sampled error 
values, [ ]e n and [ 1]e n − , augmented with an error correction 
term [ ]1
2 dk
e n∆ . This error term effectively adjusts the slope 
of the linear extrapolation function, thereby shaping the 
learning behavior of the predictor. In practice, [ ]de n∆  is 
bounded by two pre-defined limits to ensure a conditionally 
stable closed-loop system. By binning the actual estimation 
error [ ]de n∆ , appropriate integer values of k can be assigned 
in order to achieve the desired closed-loop performance of a 
digitally controlled buck converter. In the event that [ ]de n∆  
becomes smaller than a certain threshold ε indicating a steady-
state condition, the error correction term can be zeroed out. 
Hence, Equation (3) becomes a fixed linear extrapolation 
function in quiescent operating condition. Given an 
oversampling ratio of two (i.e. the sampling frequency is twice 
the switching frequency of the buck converter) and 1
10
UGF
s
f
f = , 
the resulting phase boost provided by the proposed adaptive 
predictor is approximately 18± relative to the original single-
sampling scheme. Consequently, by incorporating the 
proposed prediction scheme into the digital controller, the 
unity-gain frequency can be further extended out while 
maintaining a conditionally stable closed-loop system. 
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III. BUCK SWITCHING CONVERTER WITH THE PROPOSED 
DIGITAL CONTROLLER  
A. Small-signal Analysis 
A small-signal model of the proposed digitally controlled 
buck converter can be constructed as shown in Figure 4. The 
sampling process of the ADC is represented by an ideal 
sampler with a sampling time period Tsam. The DPWM is 
essentially a hold device. Hence, the ADC and DPWM 
together constitute a sampling and hold device which can be 
represented by the zero-order hold (ZOH) function. The gain of 
the ADC and DPWM is jointly represented as KD and b is the 
scaling factor given by 2 1 2/ ( )fb fb fbR R R+ . The total time 
delay td along the digital feedback path is also included in the 
small-signal analysis. The proposed digital controller is made 
up of a first-order FIR filter cascaded with a second-order IIR 
filter. 
The Direct Digital Design approach [12] is employed in 
designing and optimizing the proposed digital controller in the 
discrete-time domain. The idea is that the controller is a 
discrete-time system and from the viewpoint of the controller, 
the power stage also looks discrete. First, the continuous-time 
power stage model ( )pG s in the s-domain is discretized using 
the step invariant transformation with zero-hold order (ZOH). 
Once the discrete-time approximation of the power 
stage ( )pG z is obtained, the digital controller is designed 
entirely in the z-domain using the discrete-time frequency 
response method. The advantage of the direct digital design 
approach is that the effect of the sampling and hold has already 
been taken into account by the discrete-time power plant prior 
to the controller design. In addition, the location of the poles 
and zeros of the controller can be assigned precisely in the 
discrete-time domain, resulting in a more predictable and 
accurate evaluation of dynamic performance.  
 
Figure 4. Small-signal block diagram of the proposed buck converter. 
Table I lists the system parameters for the proposed voltage-
mode buck converter. 
Table I. System parameters for the proposed buck converter. 
Parameter Value Unit 
Switching frequency 1 MHz 
Sampling frequency 2 MHz 
Input voltage 3 V 
Maximum output current 600 mA 
Inductor 4.7 µH 
Output capacitor 4.7 µF 
Based on Figure 4, the continuous-time transfer function of the 
power plant can be expressed as:  
( ) ( ) dstp D vdG s bK G s e−=                                (5) 
where 

2
2
( ) 1
1
vd
o ESR o
o o
G s
v sR C
s sd
Qω ω
=
+
≈
+ +

 .                                 
Based on the system parameters given in Table I, the ZOH 
equivalent of the continuous-time power plant model in (5) 
using a sampling period of 0.5µs is given by:  
1 2
1 2
0.01068 0.0002769( )
1 1.928 0.9395
1 ( )
sam
p
T s
p
z z
G z
z z
e
Z G s
s
− −
− −
−
+
= =
− +
− 
 
 
(6) 
where Z denotes the z-transform of the function within the 
parenthesis { }. 
From Figure 4, the loop gain function is represented as:  
( ) ( ) ( ) ( ) ( ) ( )p c p FIR IIRT z G z G z G z G z G z= =          (7) 
Due to the complex poles formed by the L-C output filter in 
the power stage of a buck converter, the phase margin drops 
rapidly at the complex resonant pole frequency 0LCω . To 
extend the unity-gain frequency beyond 0LCω , a second-order 
IIR filter is used to generate two compensated zeros 1 2( , )z zω ω  
to offset the complex poles and provide the necessary phase 
boost. In addition, the IIR filter generates a dominant pole 0pω  
at very low frequency and a secondary pole 1pω  beyond the 
unity-gain frequency UGFω . Unfortunately, this secondary pole 
increases the phase lag beyond 0LCω , preventing the unity-gain 
bandwidth to be extended out to higher frequencies. Therefore, 
a first-order FIR filter is introduced which generates a high-
frequency zero 3zω  to compensate the secondary pole from the 
IIR filter. Equation (8) gives the relative location of all the 
poles and zeros in the loop gain function with respect to the 
unity-gain frequency.  
0 1 0 2 1 3p z LC z UGF p zω ω ω ω ω ω ω< < < < < <          (8) 
It is assumed that an output capacitor with a very low ESR is 
used. Hence, the ESR zero lies beyond the switching frequency 
and its effect on the loop gain frequency response is minimal.  
The open-loop frequency response using the FIR filter with 
fixed linear extrapolation is first investigated. The discrete-time 
transfer function for this particular FIR filter is given by: 
1( ) 2FIRG z z−= −                                  (9) 
Basically, the FIR filter defines the location of the third 
compensated zero 3zω .  
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Now, the only unknown is the transfer function of the IIR 
filter ( )IIRG z . The loop gain function in (7) is re-expressed as: 
( ) ( ) ( ) ( ) ( ) ( )p FIR IIR pF IIRT z G z G z G z G z G z= =       (10) 
Using invertible Bilinear Mapping (Tustin’s method), a 
“pseudo-continuous” transfer function ( )pFG w  in the w-plane 
can be written as: 
                     1 ( /2)
1 ( / 2)
( ) ( )
sam
sam
pF pF T w
z
T w
G w G z +
=
−
=                         (11) 
This effectively maps the unit circuit in the z-plane to the 
imaginary axis in the w-plane. Basically, it enables the use of 
conventional frequency response techniques such as Bode plot 
to design the IIR filter. Using Matlab’s sisotool, the discrete-
time transfer function of the IIR filter is obtained as follows. 
1 2
1 2
9.166 16.69 7.582( )
1 1.516 0.5156IIR
z z
G z
z z
− −
− −
− +
=
− +
              (12) 
The resulting unity-gain bandwidth is 56.82 10× rad/sec with a 
phase margin of 59.8° and gain margin of 17.6  dB as shown 
in Figure 5. The unity-gain bandwidth is approximately one-
ninth of the switching frequency. It is interesting to note that if 
the FIR filter is removed from the existing digital controller, 
the phase margin is reduced to 43° at the same unity-gain 
bandwidth. The degradation in phase margin is mainly due to 
the absence of the third compensated zero 3zω . This is 
graphically illustrated in Figure 6. 
Consider the case when the proposed adaptive prediction 
technique is used. The first coefficient of the FIR filter in (9) is 
being modulated by the error correction term during transient.  
 
Figure 5. Bode magnitude and phase plots of the open-loop frequency response 
with fixed linear extrapolation (including pole and zero locations).  
 
Figure 6. Bode magnitude and phase plots of the open-loop frequency response 
               with and without fixed linear extrapolation. 
Suppose 2k = and [ ] [ ]de n e n∆ ≤ . The range of [ 1]e n +  
in (3) is given by: 
1.75 [ ] [ 1] [ 1] 2.25 [ ] [ 1]ee n e n n e n e n− − ≤ + ≤ − −     (13) 
The discrete-time transfer function of the FIR filter is therefore 
modified as: 
1
0( )FIRG z a z−= −   for 01.75 2.25a≤ ≤          (14) 
It is crucial to ensure that the closed-loop system remains 
conditionally stable at the two endpoints of 0a . Figure 7 
highlights the change in the open-loop frequency response as 
0a varies from 1.75 to 2.25. It shows that the stability of the 
system is not compromised as the unity-gain bandwidth is 
increased. The stability metrics for 0 1.75a =  and 
0 2.25a = are summarized in Table II. In general, loop 
stability should be examined for the largest possible gain value 
applied by the digital controller with the proposed adaptive 
prediction scheme.  
 
Figure 7. Bode magnitude and phase plots for a0 = 1.75 and ao = 2.25. 
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Table II. Stability metrics for the upper and lower bound of a0. 
Parameter a0=1.75 a0=2.25 
Phase Margin 63.5± 56.8± 
Gain Margin 18.1 dB 16.9 dB 
Unity-gain frequency 5.71x105 rad/sec 7.88x105 rad/sec 
fUGF/fs 1/11 1/8 
 
B. Simulation Results 
A Cadence Spectre macro model for the closed-loop system 
of a buck converter compensated by the proposed digital 
controller was created. Mixed-mode simulations were 
conducted using Cadence SpectreVerilog simulator in which 
the digital controller was being modeled in Verilog RTL and 
the power stage of the buck converter was modeled as ideal 
circuit components with major parasitics included. Load 
transient simulations were performed to study the transient 
behavior of the closed-loop system. For the sake of consistency, 
both Cadence time-domain models and Matlab small-signal 
models use the same set of system parameters specified in 
Table I. The load transient response for a maximum load step 
of 600mA using the proposed adaptive prediction control 
scheme was simulated. Figure 8 shows the load step-up and 
step-down transient, respectively.  
 
          (a) 
 
                                                                (b) 
Figure 8.  Simulated load a) step-up and (b) step-down transient response with 
the proposed adaptive prediction control scheme.  
Cadence simulation shows that the output voltage settling 
times (i.e. the time it takes for the output to settle within 2% of 
its steady-state value) for step-up and step-down load transient 
are 21.63µs and 15.04µs, respectively.  
C. Experimental Results 
An FPGA-based hardware prototype of the proposed 
digitally controlled buck converter was implemented based on 
the system specification in Table I. First, a digital controller 
with fixed linear extrapolation was tested. The output settling 
time in response to a load transient of 600mA was measured. 
The actual measurement result shows that the output settling 
times for step-up and step-down load transient are 28.5µs and 
18µs, respectively, as shown in Figure 9. Second, the load 
transient experiment was repeated for the proposed adaptive 
extrapolation scheme. The output settling time for step-up and 
step-down load transient was measured to be 20.6µs and 
15.5µs, respectively, as shown in Figure 10.  
 
           (a) 
 
                                                                (b) 
Figure 9. (a) Step-up (b) Step-down load transient response for fixed linear 
extrapolation. 
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(a) 
 
(b) 
Figure 10. (a) Step-up (b) Step-down load transient response for the proposed 
adaptive prediction scheme.  
 
 Experimental results show that the proposed adaptive 
prediction scheme improves the load transient response by as 
much as 28%. Also, the output settling times from simulation 
and measurement are within ±5% of each other. 
IV. CONCLUSION 
This paper presents an adaptive digital prediction control 
scheme for switch-mode power supplies (SMPS). This scheme 
is demonstrated to be effective. We have shown that the 
overall bandwidth is further increased even with a modest 
oversampling ratio. The proposed digital compensator allows 
very precise assignment of pole-zero locations which are 
programmable, depending on the transfer function of the 
power stage. Table III concludes this paper by comparing the 
settling time of the output voltage from the proposed digitally 
controlled switching converter with prior arts. It shows that 
the proposed digital controller achieves much faster output 
settling time than existing digital compensators [13]-[16] and 
its transient response is approaching to that of the analog-
based pseudo-type III compensator [17][18].   
 
Table III. Comparison with Prior Arts. 
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